Please use this identifier to cite or link to this item:
Título : Low-power die-level process variation and temperature monitors for yield analysis and optimization in deep-submicron CMOS
Autor : Zjajo, Amir, Barragán, Manuel J., Pineda de Gyvez, José
Palabras clave : Analog test
Process variation monitoring
Temperature monitors
Yield enhancement
Fecha de publicación : 6-Feb-2012
Editor: Institute of Electrical and Electronics Engineers
Resumen: This paper reports design, efficiency, and measure- ment results of the process variation and temperature monitors for yield analysis and enhancement in deep-submicron CMOS circuits. Additionally, to guide the verification process with the information obtained through monitoring, two efficient algorithms based on an expectation–maximization method and adjusted support vector machine classifier are proposed. The monitors and algorithms are evaluated on a prototype 12-bit analog-to- digital converter fabricated in standard single poly six-metal 90-nm CMOS.
Versión del editor:
ISSN: 0018-9456
DOI: 10.1109/TIM.2012.2184195
Citación : IEEE Transactions on Instrumentation and Measurement 61(8): 2212-2221 (2012)
Appears in Collections:(IMS-CNM) Artículos

Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFView/Open
Show full item record

Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.