Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/3751
COMPARTIR / EXPORTAR:
SHARE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | CMOS Comparators |
Autor: | Domínguez-Castro, R. CSIC; Rodríguez-Vázquez, Ángel CSIC ORCID; Rosa, José M. de la CSIC ORCID; Delgado-Restituto, Manuel CSIC ORCID; Medeiro, Fernando CSIC | Palabras clave: | CMOS Comparators | Fecha de publicación: | 2003 | Editor: | Springer Nature | Resumen: | This chapter first presents an overview of CMOS voltage comparator architectures and circuits. Starting from the identification of the comparator behavior, Section 2 introduces several comparator architectures and circuits. Then, Section 3 assumes these topologies, characterizes high-level attributes, such as static gain, unitary time constant, etc., and analyzes the trade-off for each architecture. Such analysis provides a basis for comparison among architectures. These previous sections of the chapter neglect the influence of circuit dissymmetries. Dissymmetries are covered in Section 4; and new comparator topologies are presented to overcome the offset caused by dissymmetries. Related high-level trade-offs for these topologies are also studied in this section. | Versión del editor: | http://www.springer.com/engineering/circuits+%26+systems/book/978-1-4020-7546-9 | URI: | http://hdl.handle.net/10261/3751 | ISBN: | 1-4020-7546-4 |
Aparece en las colecciones: | (IMSE-CNM) Libros y partes de libros |
Mostrar el registro completo
CORE Recommender
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.