Please use this identifier to cite or link to this item:
Título : High-Order Cascade Multi-bit ΣΔ Modulators for High-Speed A/D Conversion
Autor : Río, Rocío del, Medeiro, Fernando, Pérez-Verdú, Belén, Rodríguez-Vázquez, Ángel
Palabras clave : ΣΔ Modulator
A/D Conversion
Communication Frequency Range
Fecha de publicación : Nov-1998
Editor: Universidad Carlos III de Madrid
Resumen: The use of Sigma-Delta (ΣΔ) modulation for analog-to-digital conversion (ADC) in the communication frequency range is evaluated. Two high-order multi-bit architectures are proposed to achieve +12-bit dynamic range at 4Msample/s Nyquist rate using very low oversampling ratio. They show very low sensitivity to the internal D-to-A conversion (DAC) error with no calibration required. Simulations show that such performance can be achieved even in presence of circuit imperfections.
Citación : Proc. Design of Circuits and Integrated Systems Conf. (DCIS’98), pp. 76-81, Madrid, November 1998.
Appears in Collections:(IMS-CNM) Comunicaciones congresos

Files in This Item:
File Description SizeFormat 
Higher_order_cascade.pdf115,71 kBAdobe PDFView/Open
Show full item record

Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.