Ciencia y Tecnologías Físicas >
Instituto de Microelectrónica de Sevilla (IMS-CNM) >
(IMS-CNM) Artículos >
Open Access item An 0.5-μm CMOS analog random access memory chip for TeraOPS speed multimedia video processing
Rodríguez Vázquez, Angel
Chua, Leon O.
|Keywords:||CNN, ARAM, CMOS technology, Image processing|
|Publisher:||Institute of Electrical and Electronics Engineers|
|Citation:||IEEE Transactions on Multimedia 1(2): 121-135 (1999)|
|Abstract:||Data compressing, data coding, and communications in object-oriented multimedia applications like telepresence, computer-aided medical diagnosis, or telesurgery require an enormous computing power - in the order of trillions of operations per second (TeraOPS). Compared with conventional digital technology, cellular neural/nonlinear network (CNN)-based computing is capable of realizing these TeraOPS-range image processing tasks in a cost-effective implementation. To exploit the computing power of the CNN Universal Machine (CNN-UM), the CNN chipset architecture has been developed a mixed-signal hardware platform for CNN-based image processing. One of the nonstandard components of the chipset is the cache memory of the analog array processor, the analog random access memory (ARAM). This paper reports on an ARAM chip that has been designed and fabricated in a 0.5-μm CMOS technology. This chip consists of a fully addressable array of 32×256 analog memory registers and has a packing density of 637 analog-memory-cells/mm2. Random and nondestructive access of the memory contents is available. Bottom-plate sampling techniques have been employed to eliminate harmonic distortion introduced by signal-dependent feedthrough. Signal coupling and interaction have been minimized by proper layout measures, including the use of protection rings and separate power supplies for the analog and the digital circuitry. This prototype features an equivalent resolution of up to 7 bits-measured by comparing the reconstructed waveform with the original input signal. Measured access times for writing/reading to/from the memory registers are of 200 ns. I/O rates via the l6-line-wide I/O bus exceed 10 Msamples/s. Storage time at room temperature is in the 80 to 100 ms range, without accuracy loss.|
|Description:||Submitted for revision to the IEEE Transactions on Multimedia, September 7, 1998.-- Later published in: IEEE Transactions on Multimedia, Volume 1, Issue 2, Jun 1999 Page(s): 121-135.|
|Publisher version (URL):||http://dx.doi.org/10.1109/6046.766734|
|Appears in Collections:||(IMS-CNM) Artículos|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.