English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/3369
Share/Impact:
Statistics
logo share SHARE   Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

A countinuous-time cellular neural network chip for direction-selectable connected component detection with optical image acquisition

AuthorsEspejo-Meana, S. ; Domínguez-Castro, R. ; Carmona-Galán, R. ; Rodríguez-Vázquez, Ángel
Issue DateSep-1994
PublisherInstitute of Electrical and Electronics Engineers
CitationFourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MICRONEURO’94), pp. 383-391, Turin, Italy, September 1994.
AbstractThis paper presents a continuous-time Cellular Neural Network (CNN) chip [1] for the application of Connected Component Detection (CCDet) [2]. Projection direction can be selected among four different possibilities. Every cell (or pixel) in the 32 x 32 array includes a photosensor circuitry and an automatic tuning circuitry to adapt to average environmental illumination. Electrical image uploading is possible as well. Input pixel-values are stored on local memories (one per cell), allowing sequential processing of the acquired image in different directions.
The prototype has been designed and fabricated on a standard digital CMOS technology: 1.6μm, n-well, single-poly, double-metal. Circuit implementation is based on current-mode techniques and uses a systematic approach valid for any CNN application [3]. Cell dimensions, including the CNN processing circuitry, the photosensor and the adaptive circuitry are 145 x 150 μm2, of which the sensor and adaptive circuitry amounts to ~15% of the total pixel area and the wiring and multiplexing (required for direction selectability) to about 40%. The remaining 45% corresponds to the CNN processing circuitry. Pixel density is ~46 cells/mm2, and power dissipation is 0.33mW/cell. These area and power figures forecast single-die CMOS chips with 100 x 100 complexity and about 3W power consumption.
URIhttp://hdl.handle.net/10261/3369
Appears in Collections:(IMSE-CNM) Comunicaciones congresos
Files in This Item:
File Description SizeFormat 
continuous_time.pdf168,62 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.