Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/3365
COMPARTIR / EXPORTAR:
logo share SHARE BASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE

Invitar a revisión por pares abierta
Campo DC Valor Lengua/Idioma
dc.contributor.authorPettenghi, Héctor-
dc.contributor.authorAvedillo, María J.-
dc.contributor.authorQuintana, J. M.-
dc.date.accessioned2008-03-30T18:12:23Z-
dc.date.available2008-03-30T18:12:23Z-
dc.date.issued2007-08-14-
dc.identifier.citationEuropean Nano Systems Worshop - ENS 2005, Paris : France (2005)en_US
dc.identifier.citationarXiv:0708.1837en_US
dc.identifier.isbn2-916187-02-2-
dc.identifier.urihttp://hdl.handle.net/10261/3365-
dc.descriptionSubmitted on behalf of TIMA Editions, http://irevues.inist.fr/tima-editions.en_US
dc.description.abstractThe basic building blocks for Resonant Tunnelling Diode (RTD) logic circuits are Threshold Gates (TGs) instead of the conventional Boolean gates (AND, OR, NAND, NOR) due to the fact that, when designing with RTDs, threshold gates can be implemented as efficiently as conventional ones, but realize more complex functions. Recently, RTD structures implementing Multi-Threshold Threshold Gates (MTTGs) have been proposed which further increase the functionality of the original TGs while maintaining their operating principle and allowing also the implementation of nanopipelining at the gate level. This paper describes the design of n-bit adders using these MTTGs. A comparison with a design based on TGs is carried out showing advantages in terms of latency, device counts and power consumption.en_US
dc.description.sponsorshipThis effort was partially supported by the Spanish Government under project TEC2004-02948/MIC.en_US
dc.format.extent585834 bytes-
dc.format.mimetypeapplication/pdf-
dc.language.isoengen_US
dc.publisherLaboratoire TIMAen_US
dc.rightsopenAccessen_US
dc.subjectResonant Tunneling Diodesen_US
dc.subjectMOBILEen_US
dc.subjectMultithreshold Threshold gateen_US
dc.subjectNanopipeliningen_US
dc.titleUsing Multi-Threshold Threshold Gates in RTD-based Logic Design. A Case Studyen_US
dc.typecomunicación de congresoen_US
dc.description.peerreviewedPeer revieweden_US
dc.type.coarhttp://purl.org/coar/resource_type/c_5794es_ES
item.openairetypecomunicación de congreso-
item.grantfulltextopen-
item.cerifentitytypePublications-
item.openairecristypehttp://purl.org/coar/resource_type/c_18cf-
item.fulltextWith Fulltext-
item.languageiso639-1en-
Aparece en las colecciones: (IMSE-CNM) Comunicaciones congresos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato
pettenghi.pdf572,1 kBAdobe PDFVista previa
Visualizar/Abrir
Show simple item record

CORE Recommender

Page view(s)

352
checked on 17-abr-2024

Download(s)

323
checked on 17-abr-2024

Google ScholarTM

Check

Altmetric


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.