English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/3365
logo share SHARE   Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:


Using Multi-Threshold Threshold Gates in RTD-based Logic Design. A Case Study

AuthorsPettenghi, Héctor ; Avedillo, M. J. ; Quintana, J. M.
KeywordsResonant Tunneling Diodes
Multithreshold Threshold gate
Issue Date14-Aug-2007
PublisherLaboratoire TIMA
CitationEuropean Nano Systems Worshop - ENS 2005, Paris : France (2005)
AbstractThe basic building blocks for Resonant Tunnelling Diode (RTD) logic circuits are Threshold Gates (TGs) instead of the conventional Boolean gates (AND, OR, NAND, NOR) due to the fact that, when designing with RTDs, threshold gates can be implemented as efficiently as conventional ones, but realize more complex functions. Recently, RTD structures implementing Multi-Threshold Threshold Gates (MTTGs) have been proposed which further increase the functionality of the original TGs while maintaining their operating principle and allowing also the implementation of nanopipelining at the gate level. This paper describes the design of n-bit adders using these MTTGs. A comparison with a design based on TGs is carried out showing advantages in terms of latency, device counts and power consumption.
DescriptionSubmitted on behalf of TIMA Editions, http://irevues.inist.fr/tima-editions.
Appears in Collections:(IMSE-CNM) Comunicaciones congresos
Files in This Item:
File Description SizeFormat 
pettenghi.pdf572,1 kBAdobe PDFThumbnail
Show full item record
Review this work

WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.