Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/30666
COMPARTIR / EXPORTAR:
logo share SHARE BASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE

Invitar a revisión por pares abierta
Título

BIST Method for Die-Level Process Parameter Variation Monitoring in Analog/Mixed-Signal Integrated Circuits

AutorZjajo, Amir; Barragán, Manuel J. CSIC ORCID; Pineda de Gyvez, José
Fecha de publicaciónmay-2007
EditorInstitute of Electrical and Electronics Engineers
CitaciónDesign, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07: 1-6 (2007)
ResumenThis paper reports a new built-in self-test scheme for analog and mixed-signal devices based on die-level process monitoring. The objective of this test is not to replace traditional specification-based tests, but to provide a reliable method for early identification of excessive process parameter variations in production tests that allows quickly discarding of the faulty circuits. Additionally, the possibility of on-chip process deviation monitoring provides valuable information, which is used to guide the test and to allow the estimation of selected performance figures. The information obtained through guiding and monitoring process variations is re-used and supplement the circuit calibration.
Descripción6 páginas, 10 figuras.
Versión del editorhttp://dx.doi.org/10.1109/DATE.2007.364477
URIhttp://hdl.handle.net/10261/30666
DOI10.1109/DATE.2007.364477
ISBN978-3-9810801-2-4
Aparece en las colecciones: (IMSE-CNM) Libros y partes de libros




Ficheros en este ítem:
Fichero Descripción Tamaño Formato
2007-DATE07.pdf440,05 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo

CORE Recommender

Page view(s)

284
checked on 22-abr-2024

Download(s)

282
checked on 22-abr-2024

Google ScholarTM

Check

Altmetric

Altmetric


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.