Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/30665
Share/Export:
logo share SHARE BASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE

Invite to open peer review
Title

Practical implementation of a network analyzer for analog BIST applications

AuthorsBarragán, Manuel J. CSIC ORCID; Vázquez, Diego CSIC ORCID; Rueda, Adoración CSIC ORCID
Issue DateApr-2008
PublisherInstitute of Electrical and Electronics Engineers
CitationDesign, Automation and Test in Europe: 80-85 (2008)
AbstractThis paper presents a practical implementation of a network analyzer for analog BIST applications. The network analyzer consists of a sinewave generator and a sinewave evaluator based on switch-capacitor techniques. Both the generator and the evaluator have been integrated in a 0.35 mum CMOS technology. The functionality of the system has been proved in the lab. For this purpose, a demonstrator board has been developed including the proposed network analyzer and a filter as DUT Measurements in the lab demonstrate a dynamic range of 70dB in the frequency range up to 20 kHz.
DescriptionComunicación presentada al "DATE'08" celebrada en Munich del 10 al 14 de Marzo de 2008.
Publisher version (URL)http://dx.doi.org/10.1109/DATE.2008.4484664
URIhttp://hdl.handle.net/10261/30665
DOI10.1109/DATE.2008.4484664
ISBN978-3-9810801-3-1
Appears in Collections:(IMSE-CNM) Libros y partes de libros




Files in This Item:
File Description SizeFormat
Practical implementation.pdf552,34 kBAdobe PDFThumbnail
View/Open
Show full item record

CORE Recommender

Page view(s)

330
checked on Apr 22, 2024

Download(s)

388
checked on Apr 22, 2024

Google ScholarTM

Check

Altmetric

Altmetric


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.