Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/227198
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | 10.1109/JXCDC.2020.2993313 |
Autor: | Delgado-Lozano, Ignacio M. CSIC ORCID; Tena-Sánchez, Erica CSIC ORCID; Núñez, Juan CSIC ORCID ; Acosta, Antonio J. CSIC ORCID | Fecha de publicación: | 2020 | Editor: | ACM Digital Library | Citación: | ACM Journal of Emerging Technologies in Computing Systems, 16 art. 30 (2020) | Resumen: | The design of near future cryptocircuits will require greater performance characteristics in order to be implemented in devices with very limited resources for secure applications. Considering the security against differential power side-channel attacks (DPA), explorations of different implementations of dual-precharge logic gates with advanced and emerging technologies, using nanometric FinFET and Tunnel FET transistors, are proposed aiming to maintain or even improve the security levels obtained by current Metal-Oxide Semiconductor Field-Effect Transistor (MOSFET) technologies and reducing the resources needed for the implementations. As case study, dual-precharge logic primitives have been designed and included in the 4-bit substitution box of PRIDE algorithm, measuring the performance and evaluating the security through simulation-based Differential Power Analysis (DPA) attacks for each implementation. Extensive electrical simulations with predictive Predictive Transistor model on scaled 16nm and 22nm MOSFET, 16nm and 20nm FinFET, and 20nm Tunnel Field Effect Transistor (TFET) demonstrate a clear evolution of security and performances with respect to current 90nm MOSFET implementations, providing FinFET as fastest solutions with a delay 3.7 times better than conventional proposals, but TFET being the best candidate for future cryptocircuits in terms of average power consumption (x0.02 times compared with conventional technologies) and security in some orders of magnitude. | Versión del editor: | https://doi.org/10.1145/3381857 | URI: | http://hdl.handle.net/10261/227198 | DOI: | 10.1145/3381857 |
Aparece en las colecciones: | (IMSE-CNM) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
Projection of dual-rail DPA countermeasures in future FinFET and emerging TFET technologies.pdf | 2,54 MB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
SCOPUSTM
Citations
5
checked on 20-abr-2024
WEB OF SCIENCETM
Citations
2
checked on 19-feb-2024
Page view(s)
153
checked on 24-abr-2024
Download(s)
241
checked on 24-abr-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.