English
español
Please use this identifier to cite or link to this item:
http://hdl.handle.net/10261/227130
Share/Impact:
Statistics |
![]() ![]() |
|
|
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |||
|
Title: | Photon-Detection Timing-Jitter Model in Verilog-A |
Authors: | López-Martínez, Juan Manuel; Carmona-Galán, R. ![]() ![]() |
Keywords: | Photonics Electric fields timing jitte Verilog-A Single-photon avalanche diode (SPAD) Device simulation |
Issue Date: | 2020 |
Publisher: | Institute of Electrical and Electronics Engineers |
Citation: | IEEE International Symposium on Circuits and Systems (ISCAS). 2020 |
Abstract: | Single-photon avalanche diodes can be employed to register the arrival of an individual photon. They are biased beyond breakdown voltage, and thus the electron-hole pairs generated by any incident photon is accelerated by the strong electric field triggering an avalanche current. In recent years, there have been attempts to model its characteristics in Verilog-A HDL. However, none of them have modelled its photon-detection timing jitter. This paper explains the mechanism of avalanche triggering and proposes a first approach to model it in Verilog-A. Comparison with experimental data and data reported in literature validates the model. |
Publisher version (URL): | https://doi.org/10.1109/ISCAS45731.2020.9181222 |
URI: | http://hdl.handle.net/10261/227130 |
DOI: | 10.1109/ISCAS45731.2020.9181222 |
Appears in Collections: | (IMSE-CNM) Artículos |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
PID6332183.pdf | 1,01 MB | Adobe PDF | ![]() View/Open |
Show full item record
Review this work
Review this work
WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.