English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/180431
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

Phase Transition FETs for Improved Dynamic Logic Gates

AuthorsAvedillo, M. J. ; Jiménez, Manuel; Núñez, Juan
Issue Date2018
PublisherInstitute of Electrical and Electronics Engineers
CitationIEEE Electron Device Letters 39: 1776- 1779 (2018)
AbstractTransistors incorporating phase change materials (Phase Change FETs) are being investigated to obtain steep switching and a boost in the I ON I OFF ratio and, thus, to solve power and energy limitations of CMOS technologies. In addition to the replacement of the transistors in conventional static CMOS logic circuits, the distinguishing features of Phase Change FETs can be exploited in other application domains or can be useful for solving specific design challenges. In this letter, we take advantage of them to implement a smart dynamic gate in which undesirable contention currents are reduced, leading to speed advantage without power penalties.
URIhttp://hdl.handle.net/10261/180431
Identifiersdoi: 10.1109/LED.2018.2871855
issn: 0741-3106
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
EDL_avedillo_jimenez_nunez.pdf357,71 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.