English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/180403
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:


Power and speed evaluation of hyper-FET circuits

AuthorsNúñez, Juan ; Avedillo, M. J.
KeywordsLow voltage
Low power
Phase transition materials
Steep subthreshold slope.
Issue Date2019
PublisherInstitute of Electrical and Electronics Engineers
CitationIEEE Access 7: 6724- 6732 (2019)
AbstractMany emerging devices are currently being explored as potential alternatives to complementary metal-oxide-semiconductor technologies for overcoming power density and energy efficiency limitations. It is now generally accepted that these emerging devices need to be evaluated at the circuit level. In this paper, we investigate the speed and power performance of hyper-field-effect transistor (Hyper-FET) circuits, comparing them with both high-performance and low standby power fin-shaped FET designs on the same technology node. The evaluation, which was carried out at the gate level and circuit level, includes a characterization of 8-bit ripple carry adders. Our experiments showed around 80% speed degradation and 30% power savings for a given range of operating frequencies. These power savings were much smaller than those predicted from the transistor- and gate-level estimations. Deviations from the ideal expected behavior of the Hyper-FET circuitry are illustrated, which support the obtained results.
Identifiersdoi: 10.1109/ACCESS.2018.2889016
issn: 2169-3536
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
FINAL Article.pdf582,7 kBAdobe PDFThumbnail
Show full item record
Review this work

WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.