Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/171863
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | On Practical Issues for Stochastic STDP Hardware With 1-bit Synaptic Weights |
Autor: | Yousefzadeh, Amirreza CSIC ORCID; Stromatias, Evangelos CSIC; Soto, Miguel CSIC; Serrano-Gotarredona, Teresa CSIC ORCID ; Linares-Barranco, Bernabé CSIC ORCID | Palabras clave: | Spiking neural networks Spike timing dependent plasticity Stochastic learning Feature extraction Neuromorphic systems |
Fecha de publicación: | 2018 | Editor: | Frontiers in Bioscience Publications | Citación: | Frontiers in Neuroscience, 12: 665 (2018) | Resumen: | In computational neuroscience, synaptic plasticity learning rules are typically studied using the full 64-bit floating point precision computers provide. However, for dedicated hardware implementations, the precision used not only penalizes directly the required memory resources, but also the computing, communication, and energy resources. When it comes to hardware engineering, a key question is always to find the minimum number of necessary bits to keep the neurocomputational system working satisfactorily. Here we present some techniques and results obtained when limiting synaptic weights to 1-bit precision, applied to a Spike-Timing-Dependent-Plasticity (STDP) learning rule in Spiking Neural Networks (SNN). We first illustrate the 1-bit synapses STDP operation by replicating a classical biological experiment on visual orientation tuning, using a simple four neuron setup. After this, we apply 1-bit STDP learning to the hidden feature extraction layer of a 2-layer system, where for the second (and output) layer we use already reported SNN classifiers. The systems are tested on two spiking datasets: a Dynamic Vision Sensor (DVS) recorded poker card symbols dataset and a Poisson-distributed spike representation MNIST dataset version. Tests are performed using the in-house MegaSim event-driven behavioral simulator and by implementing the systems on FPGA (Field Programmable Gate Array) hardware | Versión del editor: | https://doi.org/10.3389/fnins.2018.00665 | URI: | http://hdl.handle.net/10261/171863 | DOI: | 10.3389/fnins.2018.00665 |
Aparece en las colecciones: | (IMSE-CNM) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
fnins-12-00665.pdf | 6,65 MB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
PubMed Central
Citations
12
checked on 01-abr-2024
SCOPUSTM
Citations
47
checked on 23-abr-2024
WEB OF SCIENCETM
Citations
41
checked on 25-feb-2024
Page view(s)
352
checked on 23-abr-2024
Download(s)
280
checked on 23-abr-2024