Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/169406
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Campo DC | Valor | Lengua/Idioma |
---|---|---|
dc.contributor.author | Gutiérrez-Frías, Eric S. | es_ES |
dc.contributor.author | García-Lugo, Luis A. | es_ES |
dc.contributor.author | Becerra-Álvarez, Edwind C. | es_ES |
dc.contributor.author | Raygoza-Panduro, Juan J. | es_ES |
dc.contributor.author | Rosa, José M. de la | es_ES |
dc.contributor.author | Oetega Rosales, Edgardo B. | es_ES |
dc.date.accessioned | 2018-09-06T08:42:30Z | - |
dc.date.available | 2018-09-06T08:42:30Z | - |
dc.date.issued | 2018 | - |
dc.identifier.citation | Journal of Electrical Engineering, 69(3): 2560-254(2018) | es_ES |
dc.identifier.uri | http://hdl.handle.net/10261/169406 | - |
dc.description.abstract | This paper presents a systematic optimization methodology to achieve an accurate estimation of series inductance of inductors implemented in standard CMOS technologies. Proposed method is based on an optimization procedure which aims to obtain adjustment factors associated to main physical inductor characteristics, allowing to estimate more accurate series inductance values that can be used in design stage. Experimental measurements of diverse square inductor geometries are shown and compared with previous approaches in order to demonstrate and validate presented approach | es_ES |
dc.language.iso | eng | es_ES |
dc.publisher | Slovak Technical University | es_ES |
dc.relation.isversionof | Postprint | es_ES |
dc.rights | openAccess | es_ES |
dc.subject | Optimization | es_ES |
dc.subject | Inductance | es_ES |
dc.subject | Adjustment factors | es_ES |
dc.subject | Integrated inductors | es_ES |
dc.title | Methodology to improve the model of series inductance in CMOS integrated inductors | es_ES |
dc.type | artículo | es_ES |
dc.identifier.doi | 0.2478/jee-2018–0034 | - |
dc.description.peerreviewed | Peer reviewed | es_ES |
dc.relation.publisherversion | htpp://dx.doi.org/10.2478/jee-2018–0034 | es_ES |
dc.contributor.funder | Ministerio de Economía, Industria y Competitividad (España) | es_ES |
dc.relation.csic | Sí | es_ES |
oprm.item.hasRevision | no ko 0 false | * |
dc.identifier.funder | http://dx.doi.org/10.13039/501100010198 | es_ES |
dc.type.coar | http://purl.org/coar/resource_type/c_6501 | es_ES |
item.openairetype | artículo | - |
item.grantfulltext | open | - |
item.cerifentitytype | Publications | - |
item.openairecristype | http://purl.org/coar/resource_type/c_18cf | - |
item.fulltext | With Fulltext | - |
item.languageiso639-1 | en | - |
Aparece en las colecciones: | (IMSE-CNM) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
[1339309X - Journal of Electrical Engineering] Methodology to improve the model of series inductance in cmos integrated inductors.pdf | 207,56 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
Page view(s)
262
checked on 18-abr-2024
Download(s)
55
checked on 18-abr-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.