English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/155911
logo share SHARE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

DOE based high-performance gate-level pipelines

AutorNúñez, Juan ; Avedillo, M. J. ; Quintero, Héctor J.
Palabras claveNanopipeline
Dynamic logic
Robust design techniques
Fecha de publicación2014
EditorInstitute of Electrical and Electronics Engineers
CitaciónPower and Timing Modeling, Optimization and Simulation (PATMOS), 2014 24th International Workshop on, 29 Sept- 1 Oct. 2014
ResumenAbstract: Domino dynamic circuits are widely used in critical parts of high performance systems. In this paper we show that in addition to the functional limitation associated to the non-inverting behavior of domino gates, there are also performance disadvantages when compared to inverting dynamic gates, which can be related to this feature. These penalties rise from the fact that in order to produce a logic one, a non-inverting gate requires one or more of its inputs to be also at logic one. We analyze the operation of gate-level pipelines implemented with domino and with Delayed Output Evaluation (DOE), an inverting dynamic gate we have recently proposed, and compare their performance. Using domino and DOE gates similar in terms of delay, improvements in operating frequencies around 50% have been obtained by the DOE pipelines.
Versión del editorhttps://doi.org/10.1109/PATMOS.2014.6951902
Aparece en las colecciones: (IMSE-CNM) Comunicaciones congresos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
PATMOS14_IEEE_camera.pdf80,95 kBAdobe PDFVista previa
Mostrar el registro completo

NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.