English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/155910
Compartir / Impacto:
Estadísticas
Add this article to your Mendeley library MendeleyBASE
 |  Ver citas en Google académico
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar otros formatos: Exportar EndNote (RIS)Exportar EndNote (RIS)Exportar EndNote (RIS)
Título

Impact of pipeline in the power performance of tunnel transistor circuits

Autor Avedillo, M. J. ; Núñez, Juan
Palabras clave Tunnel transistors
Steep subthreshold slope
Low power
Energy efficieny
Logic depth
Concurrency
Fecha de publicación 2017
EditorInstitute of Electrical and Electronics Engineers
Citación Power and Timing Modeling, Optimization and Simulation (PATMOS), 2016 26th International Workshop on, 21-23 Sept. 2016
ResumenTunnel transistors are one of the most attractive steep sub threshold slope devices currently being investigated as a means of overcoming the power density and energy inefficiency limitations of CMOS technology. In this paper, we analyze the impact of the logic depth into the power consumption and energy efficiency of logic circuits and show critical differences between tunnel transistors and CMOS technologies, due to the distinct delay versus supply voltages exhibited by each type of device. Obtained results show that reducing logic depth as a power reduction technique is more efficient for tunnel transistors circuits than for their CMOS counterparts. A simple model to estimate the power reductions achieved when using pipeline to cut down logic depth, and taking into account the power overheads associated to the pipelined registers is developed. It shows that in CMOS power benefits cancels with the incorporation of a number of flip-flops equal to the 5% of the number of gates in the original circuit while this number rises to 90% for tunnel circuits. Simulation experiments of a simple adder tree are carried out to validate our analysis. No power savings are obtained by the CMOS pipelined circuit while the TFET pipelined circuit saves 77% of power. The results of this work suggest that architectural issues should be considered in the evaluation of this type of transistors.
Versión del editorhttps://doi.org/10.1109/PATMOS.2016.7833696
URI http://hdl.handle.net/10261/155910
DOI10.1109/PATMOS.2016.7833696
Aparece en las colecciones: (IMSE-CNM) Comunicaciones congresos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
PATMOS14_IEEE_camera.pdf80,95 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.