Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/155904
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | Improving speed of tunnel FETs logic circuits |
Autor: | Avedillo, María J. CSIC ORCID; Núñez, Juan CSIC ORCID | Fecha de publicación: | 2015 | Editor: | Institute of Electrical and Electronics Engineers | Citación: | Electronics Letters, 51(21): 1702-1704 (2015) | Resumen: | Tunnel transistors are one of the most attractive steep subthreshold slope devices which are being investigating to overcome power density and energy inefficiency exhibited by CMOS technology. These transistors exhibit asymmetric conduction which can cause sustained noise voltage pulses (bootstrapping) within digital TFETs circuits leading to delay degradation. In this paper, we propose a minor modification of the complementary gate topology to avoid the bootstrapping problem and show its impact on speed at the circuit level. Speed improvements up to 33% have been obtained for 8-bit Ripple Carry Adders when implemented with our solution. | Versión del editor: | https://doi.org/10.1049/el.2015.2416 | URI: | http://hdl.handle.net/10261/155904 | DOI: | 10.1049/el.2015.2416 |
Aparece en las colecciones: | (IMSE-CNM) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
EL_submitted.pdf | 125,98 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
SCOPUSTM
Citations
5
checked on 21-abr-2024
WEB OF SCIENCETM
Citations
5
checked on 23-feb-2024
Page view(s)
218
checked on 24-abr-2024
Download(s)
312
checked on 24-abr-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.