Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/136535
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Campo DC | Valor | Lengua/Idioma |
---|---|---|
dc.contributor.author | Morgado, Alonso | es_ES |
dc.contributor.author | Río, Rocío del | es_ES |
dc.contributor.author | Rosa, José M. de la | es_ES |
dc.date.accessioned | 2016-09-09T06:56:06Z | - |
dc.date.available | 2016-09-09T06:56:06Z | - |
dc.date.issued | 2016 | - |
dc.identifier.citation | IEEE International Symposium on Circuits and Systems (ISCAS) 2016 | es_ES |
dc.identifier.uri | http://hdl.handle.net/10261/136535 | - |
dc.description.abstract | This paper presents the design and implementation of a fourth-order band-pass continuous-time ΣΔ modulator intended for the digitization of radio-frequency signals in software-defined-radio applications. The modulator architecture consists of two Gm-LC resonators with a tunable notch frequency and a 4-bit flash analog-to-digital converter in the forward path and a non-return-to-zero digital-to-analog converter with a finite-impulse-response filter in the feedback path. Both system-level and circuit-level reconfiguration techniques are included in order to allow the modulator to digitize signals placed at different carrier frequencies, from 450MHz to 950MHz. A proper synthesis methodology of the loop-filter coefficients at system level and the use of inverter-based switchable transconductors allow to optimize the performance in terms of robustness to circuit errors, stability and power consumption. The circuit, implemented in 65-nm CMOS, can digitise signals with up to 57-dB SNDR within a 40-MHz bandwidth, with an adaptive power dissipation of 16.7-to-22.8 mW and a programmable 1.2/2GHz clock rate1. | es_ES |
dc.language.iso | eng | es_ES |
dc.publisher | Institute of Electrical and Electronics Engineers | es_ES |
dc.relation.isversionof | Postprint | es_ES |
dc.rights | openAccess | es_ES |
dc.title | Design of a power-efficient widely-programmable Gm-LC band-pass sigma-delta modulator for SDR | es_ES |
dc.type | artículo | es_ES |
dc.identifier.doi | 10.1109/ISCAS.2016.7527168 | - |
dc.description.peerreviewed | Peer reviewed | es_ES |
dc.relation.publisherversion | http://dx.doi.org/10.1109/ISCAS.2016.7527168 | es_ES |
dc.relation.csic | Sí | es_ES |
oprm.item.hasRevision | no ko 0 false | * |
dc.type.coar | http://purl.org/coar/resource_type/c_6501 | es_ES |
item.openairecristype | http://purl.org/coar/resource_type/c_18cf | - |
item.fulltext | With Fulltext | - |
item.cerifentitytype | Publications | - |
item.openairetype | artículo | - |
item.languageiso639-1 | en | - |
item.grantfulltext | open | - |
Aparece en las colecciones: | (IMSE-CNM) Comunicaciones congresos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
iscas2016_RFBPSDM_final.pdf | 2,41 MB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
SCOPUSTM
Citations
4
checked on 11-abr-2024
Page view(s)
404
checked on 17-abr-2024
Download(s)
366
checked on 17-abr-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.