English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/135874
Share/Impact:
Statistics
logo share SHARE   Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

DC FieldValueLanguage
dc.contributor.authorCarmona-Galán, R.es_ES
dc.contributor.authorFernández-Berni, J.es_ES
dc.contributor.authorRodríguez-Vázquez, Ángeles_ES
dc.date.accessioned2016-08-25T07:22:26Z-
dc.date.available2016-08-25T07:22:26Z-
dc.date.issued2016-
dc.identifier.citationInternational Workshop on Cellular Nanoscale Networks and their Applications (CNNA), Dresden, Germany, in August 2016es_ES
dc.identifier.urihttp://hdl.handle.net/10261/135874-
dc.descriptionThe 15th International Workshop on Cellular Nanoscale Networks and their Applications will be held on August 23-25, 2016 in the city of Dresden, Germany.es_ES
dc.description.abstractSpeeding up algorithm execution can be achieved by increasing the number of processing cores working in parallel. Of course, this speedup is limited by the degree to which the algorithm can be parallelized. Equivalently, by lowering the operating frequency of the elementary processors, the algorithm can be realized in the same amount of time but with measurable power savings. An additional result of parallelization is that using a larger number of processors results in a more efficient implementation in terms of GOPS/W. We have found experimental evidence for this in the study of massively parallel array processors, mainly dedicated to image processing. Their distributed architecture reduces the energy overhead dedicated to data handling, thus resulting in a power efficient implementationes_ES
dc.language.isoenges_ES
dc.publisherInstitute of Electrical and Electronics Engineerses_ES
dc.relation.isversionofPostprintes_ES
dc.rightsopenAccesses_ES
dc.subjectParallel processinges_ES
dc.subjectCellular Processing Arrayes_ES
dc.subjectMulticore processinges_ES
dc.subjectComputational efficiencyes_ES
dc.titleExperimental Evidence of Power Efficiency due to Architecture in Cellular Processor Array Chipses_ES
dc.typecomunicación de congresoes_ES
dc.description.peerreviewedPeer reviewedes_ES
dc.relation.csices_ES
oprm.item.hasRevisionno ko 0 false*
Appears in Collections:(IMSE-CNM) Comunicaciones congresos
Files in This Item:
File Description SizeFormat 
rcarmona_cnna.pdf155,72 kBAdobe PDFThumbnail
View/Open
Show simple item record
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.