English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/121432
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

Bottom-up performance analysis of focal-plane mixed-signal hardware for Viola–Jones early vision tasks

AuthorsFernández-Berni, J. ; Carmona-Galán, R. ; Río, Rocío del; Rodríguez-Vázquez, Ángel
KeywordsViola–Jones framework
Focal-plane sensing-processing
Mixed-signal circuitry
Integral images
Haar-like features
OpenCV library
Issue Date2015
PublisherJohn Wiley & Sons
CitationInternational Journal of Circuit Theory and Applications, 43(8): 1063-1079 (2015)
AbstractFocal-plane mixed-signal arrays have traditionally been designed according to the general claim that moderate accuracy in processing is affordable. The performance of their circuitry has been analyzed in these terms without a comprehensive study of the ultimate consequences of such moderate accuracy. In this paper, for the first time to the best of our knowledge, we do carry out this study. We move expectable performance of mixed-signal image processing hardware directly into the vision algorithm making use of it. This permits to close a wider design loop, enabling a more aggressive design of this kind of hardware provided that the algorithm, at the highest level—semantic interpretation of the scene—, can afford it. Thus, we present a thorough analysis of the non-idealities associated with the implementation of a QVGA array tailored for the distinctive characteristics of the Viola–Jones processing framework. The resulting deviation models are then introduced in the processing flow of this framework provided by the OpenCV library. We have found, contrary to what could be expected, that these deviations do not necessarily degrade the performance of the Viola–Jones algorithm. They could be even beneficial for certain high-level specifications. Additionally, we demonstrate the architectural advantages of our approach: exploitation of focal-plane distributed memory and ultra-low-power operation.
Publisher version (URL)http://dx.doi.org/10.1002/cta.1996
URIhttp://hdl.handle.net/10261/121432
DOI10.1002/cta.1996
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
ijcta.pdf9,66 MBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 

Related articles:


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.