2024-03-29T12:49:46Zhttp://digital.csic.es/dspace-oai/requestoai:digital.csic.es:10261/37672016-02-16T02:35:53Zcom_10261_90com_10261_4col_10261_469
00925njm 22002777a 4500
dc
Ruiz Amaya, Jesús
author
Delgado-Restituto, Manuel
author
Fernández-Bootello, Juan Francisco
author
Brandano, Davide
author
Castro-López, R.
author
Rosa, José M. de la
author
2006
This paper describes the design of a 12-bit digital-to-analog converter for a wireline modem chip implemented in a 0.13μm digital CMOS technology. Transistor-level simulations from extracted layout at the nominal modem data rate of 8OMS/s show an Spurious-Free Dynamic-Range (SFDR) better than 62dB at Nyquist rate under industrial operation conditions (-40 to 85º
temperature range and ±10% supply variations) and for all technology process corners. Additionally, the converter achieves a
Multi-Tone Power Ratio (MTPR) higher than 59dB for different Discrete MultiTone (DMT) test patterns consisting of 1536 carriers that fall in the Nyquist band. Simulation results at a higher data rate of 200MS/s are also shown in the paper. The converter dissipates less than 150mW from a mixed 3.3/1.2V supply and occupies
less than 1.7mm2.
J. Ruiz-Amaya, J. F. Fernández-Bootello, D. Brandano, R. Castro-López, J. M. de la Rosa, and M. Delgado-Restituto: "A 12-bit 80MS/s CMOS Current Steering D/A Converter for High-Speed Applications". Proceeding of the 2006 IEEE Asia Pacific Conference on Circuits and Systems.
1-4244-0387-1/06
http://hdl.handle.net/10261/3767
Digital-to-Analog Converters
Current Steering
A 12-bit CMOS Current Steering D/A Converter for Embedded Systems